Introduction
There is strong recent interest in the ability to noninvasively measure waveforms in the time-domain in integrated circuits. In digital design, this interest stems from the inability of traditional digital test methodologies (e. g., ATPG and BIST) to address the more analog issues of high-speed design such as crosstalk noise and complex nonmonotonic waveforms resulting from the inductive response of high-speed interconnect. E-beam probing and picoprobing are the only alternatives commonly available for measuring analog waveforms; these techniques are expensive, difficult due to the need to have top-level metal available for probing, and frequently invasive. Moreover, the advent of systems-on-achip design is driving the need for testing analog blocks embedded within largely digital integrated circuits. Test bus standards are being developed to allow limited analog access to internal nodes. An alternate approach to mixed-signal test is to excite the analog block with an on-chip waveform generator (with an on-chip D/A converter) and capture the response in the time-domain with some type of on-chip oscilloscope [l] .
MOS transistors have f~' s beyond several gigahertz, making it possible to generate very-high bandwidth signals on-chip. One can imagine two approaches to carrying the information in a highbandwidth signal off-chip. With a fixed (but presumably known) latency, one could buffer the digital data off-chip, but all of the analog information would be lost. To preserve the shape of the waveform, one could use an amplifier with unity-,gain feedback to buffer the signal off-chip, but practical bandwidth limitations 0-7695-1200-3/01$10.00 0 2001 IEEE of the amplifier would limit the signal frequencies that could be sensed to hundreds of megahertz. Fundamentally, the challenge of on-chip measurement circuits is that the circuits performing the measurementare in the same technology as the circuits being measured and, therefore, cannot be made intrinsically "faster."
The key to being able to measure fast waveforms is subsampling. This approach is used in digital sampling oscilloscopes and has been employedin several contexts previously for on-chip measurement circuits [2, 3, 4, 5, 6, 71 . The approach can be understood from both a time-domain and frequency-domain perspective. From a time-domain point-of-view, imagine that we have two clocks, one of period T (and frequency fo = 1 / 2 x T ) , which we call the trigger clock and the other of period T + At (and frequency fs = 1 / 2~( T + At)), which we call the sample clock.
We assume that the waveform that we wish to measureis triggered by the leading edge of the signal clock, as shown in Figure I , and as such is repeated once each T seconds. If we assume that the sample clock samples the data on its leading edge (and that the sample-and-hold circuit holds the sampled value), then a new time point is sampled each time the waveform is repeated. The output of the sample-and-hold circuit is, therefore, a "spread-out" version of the waveform we wish to measure (as shown in Figure I ), allowing the analog-to-digital converter or other circuits processing the data to be very low bandwidth.' From a frequency-domain perspective, the waveform to be sampled has frequency content above f~ as shown in Figure 2 . The sampling process is tantamount to mixing with the frequency fs. The result of this mixing process is a downshifted spectrum above the beat frequency fo -f... Shifted to lower freqeuncy, the signal is easier to measure with "slower" circuits.
Previous work has consideredemploying on-chip samplers and on-chip samplers with A/D conversion [3, 4, 5, 6, 71 . These approaches relied on external clocks to generate all timing edges. Reference [2] integrates only the comparator on-chip and relies on the comparator switch point to determine the sample time; this time must be calibrated through an off-chip delay path. In this work, we combine high-bandwidth samplers and on-chip A/D conversion with a digital-to-time converter to produce the first fullyintegrated digital oscilloscope on chip. In Section 2, we review possible sampling circuits and consider the sampling circuit used in our design. Section 3 considers the unique features of our digitalto-time converter which allows sub-IO-psec timing resolution. Section 4 presents the overall testchip design. Preliminary measurement results are presented in Section 5. Section 6 concludes.
'In fact, the time scale is magnified by a factor of T / A t . A critical circuit to the subsampling technique is the sampleand-hold. This is the only circuit component of the on-chip oscilloscope that must have a high bandwidth since it must be able to quickly capture the voltage at the sample clock edge. Most of these samplers are based on a master-slave configuration that is similar to a master-slave flip-flop. One possible sampler circuit is shown in Figure 3 [3] . The "master" consists of a nFET pass transistor M1 feeding a pFET source-follower unity-gain amplifier. The "slave" is a full pass transistor feeding a second pFET source-follower. The pFET source follower stages provide several advantages. In addition to nearly unity gain, the use of pEET transistors limit the effect of substrate noise. Also the output range of the buffer matches nicely the input range of an nFET differential pair in the preamplifier stage of a comparator. Figure 3 : Master-slave sample-and-hold with pFET sourcefollower buffers on both master and slave.
The range limitation of the sampler of Figure 3 can be avoided if the buffer is removed from the master, as shown in Figure 4 . This is a variation of the sampler used in Reference [6] and is the sampler used in our testchip. Each of the switches is implemented as a full pass transistor. In this case, charge-sharing between the implicit capacitances C1 and CZ divides down the input voltage to be below the VDD -IVT,~ cutoff of the unity-gain buffer. A variation of this charge-sharing master-slave approach as shown in Figure 5 is used in Reference [7] . In this case, the sampledvoltage is converted to a current and amplified by a current mirror to be driven off-chip for measurement.
An important part of the use of the sampler of Figure 4 in our design is that it is calibrated with a separate calibrate input. This calibrate input is driven by an off-chip reference, which can calibrate the entire measurement path to digital output, eliminating errors due to analog mismatch, nonlinearities, and offset in both the sampler and the analog-to-digital converter.
'Of course, the use of a single nFET switch for the master limits the maximum value of the sampled input to V,, -V,,, but the buffer limitation would remain even if a complementarypass-transistor switch were used.
3Note that the first source follower is a "dummy"to match the capacitive loading of the master to the slave. Capacitors C1 and Cz are implicitly created by the device loading. Figure 4 : Charge-sharing, master-slave sample-and-hold.
C
Figure 5: Charge-sharing, master-slave sample-and-hold that buffers to an off-chip current output.
Digital-to-time converter
One of the limitations of the subsampling approach illustrated in Figure 1 is that one must generate two tightly controlled clocks off-chip, with the resolution limited by the jitter with which these clocks can be generated. Instead, we wish to generate the trigger and sample edges on chip, with the interval between them determined by digital control, a digital-to-time converter. The circuits required are similar to those employed in time-to-digital converters [9] . The simplest way to build a digital-to-time converter is with a delay-locked loop (DLL) as shown in Figure 6 . The use of a single DLL, however, limits the time resolution to a gate delay. One technique for overcoming this would be to introduce a circuit to interpolate between the delay stages [lO] . Instead, we decided on an approachusing two DLLs as shown in Figure 7 . In this case, one DLL has a VCDL with N stages and the other has a VCDL with M stages, both locked to the same reference clock.
In this case, the delay of each buffer in the first VCDL is locked to a delay of Tclk/N and the delay of each buffer in the second VCDL is locked to a delay of T c l k / M . By choosing the sample clock from one DLL and the trigger clock from the other, one can achieve multiples of a timing resolution of Tclk/N -T c l k / M , which can be a fraction of a gate delay. Figure 7: Two delay-locked loops used to achieve a timing reso-
The DLLs used in this design will be embedded in a hostile digital environment. As such, they must be as immune as possible to jitter caused by substrate and power supply noise. To accomplish this, the VCDL is constructed with differential buffers as shown in Figure 8 with "symmetric" loads defined by a diodeconnected pFET (with a diode-like characteristic) in parallel with a biasedpFET (with a triode-like characteristic) [ 111. The opposite curvatures of the two characteristics combine to produce a nearly linear load, limiting the conversion of common-mode supply noise into differential jitter. In addition, the buffers are self-biased by a half-replica of the differential pair, locking the lower limit of the output swing to the control voltage Vct,1[12]. There are stability issues associated with this control loop. The loading at the output of the differential amplifier must be sufficient to produce dominant-pole compensation and an overall phase margin of at least 35O, but the loading cannotbe so large as to reduce the closedloop bandwidth excessively and limit dynamic power-supply noise rejection. A loading of about ten buffer stages per bias generator appears to be the appropriate compromise. 
Test chip design
The overall design of the testchip is shown in Figure 10 . The control logic steps the digital-to-time converter through increments of 9.2 psec, from a user-specified start time. The 8-bit analogto-digital converter (ADC) uses a successive-approximation (SA) algorithm and a two-capacitor serial DAC [13] as shown in Figure 11 . The capacitors in the serial DAC are implemented using metal-insulator-metal (MIM) capacitors between metal4 and a special metal layer, giving a capacitance of 1 f F / p m Z . The comparator design is shown in Figure 12[14] . In track mode, the comparator has a gain of approximately 12.5 with the gain around the positive feedback loop shunted to be less than one (ensuring stability). In latch mode, the regenerative action is enabled, producing nearly full-rail output. This track-and-latch architecture gives 'good comparator resolution without the need for a multistage amplifier. The overall SA ADC design, though slow, is fairly areaefficient, consuming only 0.015mm2. 4-mm-long, 16-bit bus structure. The drivers of the bus are designed to switch with one of three strengths or hold the net high or low. The receiver loads are also variable with MOS switches determining variable amounts of MOS capacitance that can be added to the far-end. The configuration of the testsite is determined by a set of scan-only flip-flop which set the driver and receiver configurations and enable one of the samplers. All of the samples are stored in a 2048-bit register file, which can be scanned out after measurement completion. The testchip was designed in the TSMC 0 . 2 5 p m 5M1P process. This is a 2.5-V process with transistor saturation currents at maximum overdrive of about GOOpA/pm for the nFET and 3 0 0 p A l p m for the pFET. There are five levels of AlCu interconnect. The first four levels have sheet resistivities of 0.076 Ohms/square. m e t a l 5 has a sheet resistivity of 0.044 Ohmslsquare. A die photo of the fabricated testchip is shown in Figure 13 . Sixteen samplers, with the circuit schematic of Figure  4 , are positioned to measure various waveforms within a snaking
Results
The testchip layout was extracted (resistances, capacitors, and inductors) using the AssuraRLCX extraction engine[ 151. The bus structure was explicitly designed to accentuate inductance effects. Figure 14 shows the waveforms predicted from extraction for bit 7 switching alone (solid curves) and in the presence of simultaneous same-direction switching of all of the bits of the bus (dotted curve) for the strongest driver setting. In the case of simulataneous switching, the response is clearly inductive, with a "porch step" at the near-end and ringing at the far end. we also have a sampler positioned on the trigger clock, the (zaxis) delays represent true measured values. Even though a little ringing appears to exist in the far-end waveform, the overall waveform appears to be strictly RC. Crosstalk noise due to the switching of all the other bits while bit 7 is quiet is shown in Figure 17 . The solid-curve is the strictly RC simulation. We suspect that we have overestimated the impact of inductance in this test structure because of the neglect of current returning in the sub~trate.~
The timing resolution of the digital-to-time converter is limited by the jitter of the DLLs as well as by error in the matching of the buffer stages of the VCDL. We measured the rms jitter of the digital-to-time converter sample and trigger clocks by measuring the phase-noise spectral density around 200 MHz with a spectrum analyzer6 and integrating it according to [ 161: t',,, = 8T:tk 1 s+(f)sin*(~fTctk)df We find t,,, E 18psec. Subtracting (in an rms way) the measuredjitter ofthe referenceclock of approximately 17.5psec T m s , we estimate ajitter in the difference of the trigger and sample edges of approximately Gpsec T m s .
There were several bugs in the chip, which we are correcting in another fab release. A short circuit in one of the pads resulted in large substrate currents. This resulted in leakage currents at the samplers, producing most of the "noise" in the measurement results presented. There was also a small timing bug in the controls to the digital-to-time generator which corrupted some of the data W 'The substrate for this chip is epitaxial, with a lightly-dopedepitaxial layer ap-'We did not have access to a high-bandwidth oscilloscope to measure the peakproximately 7 pm thick on top of a heavily-doped substrate.
to-peakjitter directly in the time domain. point (these were omitted in the measurement data presented, resulted in the evident "gaps" in the data). We are also extending Assura RLCX to incorporate an extracted model of the substrate to enable better correlation between our extraction and measurement results.
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Conclusions and applications
In this paper, we have described the first, self-contained, full on-chip sampling oscilloscopesfor the measurement of high-speed analog waveforms in digital and mixed-signal integrated circuits. The chip employs subsampling techniques enabled by an on-chip digital-to-time converter with sub-10-psec resolution. 8-bit digital data from an area-efficient successive-approximation analogto-digital converter is stored in a scannable register file.
To employ this technique within the design-for-testability (DIT) methodology of a digital integrated circuit, samplers would have to be positioned near each critical net 'Yap" point. The samplers themselves are very small, consuming only 100prn'. The digital-to-time converter and the ADC can be shared across all of the samplers and can be positioned anywhere on the chip. The digital-to-time converter utilized in our testchip is far larger than it needs to be because we were generating edges from a fairly slow 200 MHz clock, which we could easily bring from off-chip. The DLLs could be much smaller with a high-frequency (PLLderived) system clock.
